• A
  • A
  • A
  • АБВ
  • АБВ
  • АБВ
  • A
  • A
  • A
  • A
  • A
Обычная версия сайта
  • RU
  • EN
  • HSE University
  • Publications
  • Book chapter
  • USB 3.0 Based Heterogeneous Data High-Speed Transfer Subsystem
  • RU
  • EN
Расширенный поиск
Высшая школа экономики
Национальный исследовательский университет
Priority areas
  • business informatics
  • economics
  • engineering science
  • humanitarian
  • IT and mathematics
  • law
  • management
  • mathematics
  • sociology
  • state and public administration
by year
  • 2028
  • 2027
  • 2026
  • 2025
  • 2024
  • 2023
  • 2022
  • 2021
  • 2020
  • 2019
  • 2018
  • 2017
  • 2016
  • 2015
  • 2014
  • 2013
  • 2012
  • 2011
  • 2010
  • 2009
  • 2008
  • 2007
  • 2006
  • 2005
  • 2004
  • 2003
  • 2002
  • 2001
  • 2000
  • 1999
  • 1998
  • 1997
  • 1996
  • 1995
  • 1994
  • 1993
  • 1992
  • 1991
  • 1990
  • 1989
  • 1988
  • 1987
  • 1986
  • 1985
  • 1984
  • 1983
  • 1982
  • 1981
  • 1980
  • 1979
  • 1978
  • 1977
  • 1976
  • 1975
  • 1974
  • 1973
  • 1972
  • 1971
  • 1970
  • 1969
  • 1968
  • 1967
  • 1966
  • 1965
  • 1964
  • 1963
  • 1958
  • More
Subject
News
September 11, 2026
How to Assess Students Knowledge in the Age of AI
A researcher at HSE University has proposed a flowchart to help lecturers decide how to assess students who use artificial intelligence. It shows where the use of AI should be restricted and where it can be incorporated into the learning process. The article has been published in IT Professional.
September 9, 2026
‘Balkan Hospitality Opens Doors: Studying Dialects on the Verge of Extinction
You cannot study spoken dialects from books. Instead, you need to go to a village, seek out its elders, and earn the trust of local residents before you can record hours of spontaneous stories. This is how Natalia Muravleva, Associate Professor at the Faculty of Humanities, conducts her research. Her internship in Serbia continued her long-standing study of dialects spoken by Macedonian settlers. In this interview, she discusses how diaspora cultural centres help researchers reach informants, why native speakers need to be interviewed only in their own language (otherwise, as she puts it, they may 'break'), and how a single field season helped her finalise her monograph. She also shares warm memories of autumn in Belgrade and of colleagues with whom grammar can be discussed in three languages at once.
September 9, 2026
Scientists Train Neural Network to Generate Process Plans from 3D Models
Researchers at the HSE FCS AI and Digital Science Institute have developed CAD2TechSpec, a framework that converts 3D models of mechanical parts into machining process plans—step-by-step instructions for machine tools. The solution aims to reduce the time required for the design and preparation of technical process documentation in mechanical engineering, aircraft manufacturing, and other high-tech industries. The study findings have been published in PeerJ Computer Science.

 

Have you spotted a typo?
Highlight it, click Ctrl+Enter and send us a message. Thank you for your help!

Publications
  • Books
  • Articles
  • Chapters of books
  • Working papers
  • Report a publication
  • Research at HSE

?

USB 3.0 Based Heterogeneous Data High-Speed Transfer Subsystem

P. 200–204.
Popov M., Shishova M., Romanov A.

Development of a high-speed data transfer subsystem to connect a computer and an external equipment is very relevant for a wide variety of areas - industry, medicine, scientific research and many others. At first glance, modern high-speed interfaces provide all the possibilities to complete the task. In practice, developers face a number of difficulties that prevent the full use of high bandwidth, for example, of USB 3.0 interface. The reasons for these difficulties lie both in the lack of information about the practical experience of using these interfaces, and in the well-known technical complexity of high-speed interfaces implementation. The article presents a method for developing a subsystem that provides high-speed transfer of heterogeneous data using the example of a large-format digital inkjet printer. The development results are formulated, information on the use of the subsystem in commercial products is given.

Language: English
Full text
DOI
Text on another site
Keywords: FPGAdigital inkjet control systemwide format digital printer

In book

2023 International Ural Conference on Electrical Power Engineering (UralCon)
Magnitogorsk: IEEE, 2023.
Similar publications
Hardware-Software Complex for Network-on-Chip Prototyping Using Multiple FPGAs
Mikhail Y. Romashikhin, Aleksandr Y. Romanov, IEEE Access 2026 Vol. 14 P. 7921–7931
This paper presents a hardware-software multi-FPGA complex designed for hardware prototyping of networks-on-chip (NoCs). The rationale for the use of multiple FPGAs for NoC prototyping is given. The architecture of the complex and its components–the software part generating top-level files and configuration files describing the NoC for several FPGAs, hardware part consisting of interfacing switches ...
Added: January 22, 2026
Photon-Counting Optical Time Domain Reflectometer Using Superconducting Nanowire Single Photon Detector Based on Time to Digital Converter
Mazen Makhlouf, Elezov M., Ozhegov R. et al., , in: Proceedings of the 2025 7th International Youth Conference on Radio Electronics, Electrical and Power Engineering (REEPE).: United States of America: IEEE, 2025. P. 1–5.
High-resolution photon-counting optical time-domain reflectometry (PC-OTDR) is crucial for the development of fiber-optic sensing and network diagnostics, allowing accurate fault location and long-haul performance optimization. A major step forward for OTDR is reported by combining a superconducting nanowire single-photon detector (SNSPD) with a low-cost FPGA-based time-to-digital converter (TDC) to perform high-resolution measurements over 150 km ...
Added: January 12, 2026
Проектирование FPGA в Quartus
Romanova I., Amerikanov A., Romanov A., М.: ДМК Пресс, 2025.
Программируемые логические интегральные схемы (ПЛИС, FPGA) составляют основу современных цифровых систем и широко используются на всех этапах их внедрения – начиная от проведения экспериментальных исследований до разработки и создания конкретного оборудования. ПЛИС широко применяются в системах обработки аудио- и видеосигналов, системах обработки сетевого трафика, ускорителях вычислений и т. д. Поэтому подготовка специалистов, которые могут эффективно применять ПЛИС во всех ...
Added: January 8, 2026
Digital Filtering Algorithms for Signal Processing in NoCs
M. Y. Romashikhin, , in: 2025 International Russian Automation Conference (RusAutoCon).: IEEE, 2025. P. 225–230.
This paper discusses the application of networks-on-chip (NoCs) for solving DSP problems. NoC is a promising architecture for organizing multicore DSP systems due to scalability and parallel data transfer between IP-cores. Filtering was chosen as a task for signal processing in this work. A technique for partitioning the filtering task into multiple network nodes. An ...
Added: October 2, 2025
Method of the Simultaneous Multi-axis Motor Control for Actuator’s Positioning
Popov M., Romanov A., Lecture Notes in Networks and Systems 2024 Vol. 1013 P. 341–350
The article considers a combined hard and software method for generation of a high-determined control sequence of pulses for stepper and servo motors to perform multi-axis actuator’s positioning which is typical for CNC equipment. Simulation in MATLAB/Simulink IDE is performed to predict possible distortion of control sequence in a case of pulse generation for two ...
Added: August 18, 2024
2023 International Ural Conference on Electrical Power Engineering (UralCon)
Magnitogorsk: IEEE, 2023.
Added: June 14, 2024
Hardware-Software Complex for Prototyping NoCs Using a Few FPGA Chips
Mikhail Romashikhin, Romanov A., , in: 2023 International Russian Automation Conference (RusAutoCon) 10-16 Sept. 2023.: Sochi: IEEE, 2023. P. 330–334.
This article describes a hardware and software complex for prototyping networks on a chip (NoCs) using multiple FPGAs. The rationale for using FPGAs to verify the RTL model of NoCs is given. The necessary software has been developed to automate the generation of configuration files (bitstream) for FPGA. The software divides the description of the ...
Added: June 13, 2024
Implementation of Regular Topologies for NoCs Based on schoolMIPS Soft-Processor Cores
Mikhail Yu. Romashikhin, , in: Proceedings 2024 International Russian Smart Industry Conference (SmartIndustryCon), 25-29 March 2024.: Sochi: IEEE, 2024. P. 104–108.
This article describes the implementation of regular topologies for networks-on-chip. The complexity of network development and its main parameters depend on the choice of topology. The rationale for the influence of topology on network bandwidth is given. Software that automates the generation of configuration files (bitstream) for the implementation of networks-on-chip with different topologies and ...
Added: May 13, 2024
FPGA implementation of robust and low complexity template-based watermarking for digital images
Dzhanashia K., Oleg Evsutin, Multimedia Tools and Applications 2024 Vol. 83 No. 20 P. 58855–58874
Watermarking is a widespread technique for information protection and an invisible alternative to quick response codes. The literature mainly considers software implementations of watermarking methods, even though there are applications for which hardware watermarking solutions become preferable or the only possible option due to increased speed, power, or information safety requirements. A convenient, flexible, and ...
Added: December 14, 2023
Проектирование реконфигурируемых систем в LabVIEW FPGA
Баран Е. Д., Romanov A., М.: ДМК Пресс, 2023.
В этой книге изложены основы проектирования реконфигурируемых систем в среде графического программирования LabVIEW, дополненной модулем LabVIEW FPGA. Приведен обзор разновидностей ПЛИС, модулей ввода-вывода классической архитектуры и модулей с реконфигурируемыми каналами ввода-вывода производства National Instruments. Рассмотрены основные компоненты и инструменты среды проектирования, на реальных примерах показана методика разработки и отладки распределенных и встраиваемых систем измерения, управления ...
Added: November 4, 2023
Method for High-Speed Fiber Optic Data Transfer Channel Development Using Spartan-6 Transceivers
Popov M., Shishova M., Romanov A., , in: 2023 International Russian Automation Conference (RusAutoCon) 10-16 Sept. 2023.: Sochi: IEEE, 2023. P. 182–186.
The article considers the method of using multi-gigabit transceivers, which are part of the Spartan-6 FPGA, to build a data transfer channel using optical fiber as a physical medium. An example of applying the described method to create a data transmission channel with a maximum speed of up to 2.5 Gbps for operation as part of ...
Added: November 4, 2023
Implementation of Ultra High Definition Video Output with Zynq-7000 for CNC Machines and Industrial Equipment
Popov M., Orlova K., Romanov A., , in: 2023 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).: Sochi: IEEE, 2023. P. 692–696.
The article presents a method of video output subsystem’s development with an ultra-high resolution (2560 x 1440 pixels and higher) support, a method for assessing the permissible video mode parameters and setting drivers, as well as an example of successful implementation of such a subsystem based on entry-level chips of the Zynq-7000 family. The features ...
Added: July 30, 2023
Дистанционный стенд для синхронной работы с оборудованием на основе ПЛИС
Измайлова Л. Г., Белоруков А. М., Romanov A., Проблемы разработки перспективных микро- и наноэлектронных систем (МЭС) 2022 № 4 С. 117–121
Remote laboratories are of growing interest to researchers around the world. Such laboratories are mainly created for specific learning conditions, so it is impossible to fully use a third-party laboratory for conducting online classes at the MIEM, HSE University, in disciplines where FPGAs (programmable integrated logic circuits) are used. The proposed solution is a remote ...
Added: December 7, 2022
Implementation of the RISC-V Architecture with the Extended Zbb Instruction Set
Markov D., Romanov A., , in: 2022 International Ural Conference on Electrical Power Engineering (UralCon).: IEEE, 2022. P. 180–184.
RISC-V is a new and rapidly developing instruction set architecture, the main feature of which is its openness for the free use. For this reason, RISC-V is becoming more and more popular among companies with a wide range of specializations, both with hardware and software developers. The RISC-V architecture specification defines a set of standard ...
Added: November 18, 2022
Driving an innovation contest into crisis
Romanov A., Communications of the ACM 2022 Vol. 65 No. 10 P. 8–9
InnovateFPGA: Wrong Strategy Drives One of the Best FPGA Development Contests into Crisis On June 23, 2022, the Grand Final of one of the key international FPGA design contests—www.innovatefpga.com —was held in San Jose, CA. Writing on the eve of this important event, I would like to share my views on this contest: What it was, what it has become, and why the crisis has happened. ...
Added: October 3, 2022
FPGA-Based Asynchronous Remote Laboratory for Online Learning
A. Lorens, G. Petukhov, I. Romanova, , in: 2022 International Russian Automation Conference (RusAutoCon).: IEEE, 2022. P. 623–627.
This paper presents the development of the remote stand for the HSE MIEM CAD Laboratory, which allows students to do laboratory work asynchronously. Currently, there is not enough face-to-face work of students in educational laboratories; it is important to be able to use the equipment of laboratories at any time, not limited to the time ...
Added: October 3, 2022
Parameterized Computing Module Generator Based on a Systolic Array
V.V. Zunin, I.I. Romanova, , in: IEEE International Conference on Industry 4.0, Artificial Intelligence, and Communications Technology (IAICT).: IEEE, 2022. P. 217–220.
In this paper, the use of systolic arrays for data processing in the training or executing neural networks is explored. Two types of systolic arrays were developed, and a comparison on spending resources (ALM) and result calculation time was made. The comparison was conducted with two variable parameters of the input matrices: the number of ...
Added: September 18, 2022
Программирование FPGA для начинающих
Бруно Ф., М.: ДМК Пресс, 2022.
Данная книга открывает серию переводов зарубежных изданий по проектированию цифровых систем, которую готовят к выходу в свет компания «ДМК Пресс» и МИЭМ НИУ ВШЭ при поддержке группы компаний YADRO (yadro.com). Она предназначена для тех, кто хочет узнать о том, как устроена технология FPGA, и получить практический опыт работы с реальными проектами. Читатель получит общее представление о программируемых логических интегральных ...
Added: July 23, 2022
Optimizing Components of Finite State Machines Composition Based on Don’t Care Input Sequences in Hardware Implementation
Shirokova E., Evtushenko L., Laputenko A., , in: Proceedings 2021 IEEE East-West Design & Test Symposium (EWDTS).: IEEE, 2021. P. 1–5.
Added: May 24, 2022
The New Promising Network-on-Chip Topologies Development Using Product Operation
Rzaev E., Romanov A., , in: 2021 International Russian Automation Conference (RusAutoCon).: IEEE, 2021. P. 421–425.
Added: September 25, 2021
Real-time Object Detection with FPGA Using CenterNet
Solovyev R. A., Telpukhov D. V., Romanova I. I. et al., , in: Proceedings of the 2021 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, ElConRus 2021.: IEEE, 2021. P. 2029–2034.
The paper proposes methodology for transferring architecture of modern neural network CenterNet to FPGA. CenterNet is a OneStage object detector that is used to detect and locate objects in images. Although this neural network has simple decoder, it shows good performance in terms of accuracy. Very high operation speed of the neural network hardware is ...
Added: August 8, 2021
Neural Network for Real-Time Object Detection on FPGA
Rzaev E., Khanaev A., Amerikanov A., , in: 2021 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).: IEEE, 2021. P. 719–723.
Added: July 4, 2021
Development and Implementation of Synchronous Control of Stepper Motors with Acceleration
Zunin V., Romanova I., , in: 2021 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).: IEEE, 2021. P. 509–514.
In this paper, a data processing algorithm is proposed for controlling a system of stepper motors with the ability to move with acceleration in computer numerical control (CNC) machines. Based on the analysis of various approaches to accelerating the stepper motors movement, an algorithm was developed. The algorithm allows synchronized control of the stepper motor ...
Added: June 20, 2021
  • About
  • About
  • Key Figures & Facts
  • Sustainability at HSE University
  • Faculties & Departments
  • International Partnerships
  • Faculty & Staff
  • HSE Buildings
  • HSE University for Persons with Disabilities
  • Public Enquiries
  • Studies
  • Admissions
  • Programme Catalogue
  • Undergraduate
  • Graduate
  • Exchange Programmes
  • Summer University
  • Summer Schools
  • Semester in Moscow
  • Business Internship
  • Research
  • International Laboratories
  • Research Centres
  • Research Projects
  • Monitoring Studies
  • Conferences & Seminars
  • Academic Jobs
  • Yasin (April) International Academic Conference on Economic and Social Development
  • Media & Resources
  • Publications by staff
  • HSE Journals
  • Publishing House
  • iq.hse.ru: commentary by HSE experts
  • Library
  • Economic & Social Data Archive
  • Video
  • HSE Repository of Socio-Economic Information
  • HSE1993–2026
  • Contacts
  • Copyright
  • Privacy Policy
  • Site Map
Edit