• A
  • A
  • A
  • АБВ
  • АБВ
  • АБВ
  • A
  • A
  • A
  • A
  • A
Обычная версия сайта
  • RU
  • EN
  • HSE University
  • Publications
  • Book chapter
  • The New Promising Network-on-Chip Topologies Development Using Hierarchical Method
  • RU
  • EN
Расширенный поиск
Высшая школа экономики
Национальный исследовательский университет
Priority areas
  • business informatics
  • economics
  • engineering science
  • humanitarian
  • IT and mathematics
  • law
  • management
  • mathematics
  • sociology
  • state and public administration
by year
  • 2028
  • 2027
  • 2026
  • 2025
  • 2024
  • 2023
  • 2022
  • 2021
  • 2020
  • 2019
  • 2018
  • 2017
  • 2016
  • 2015
  • 2014
  • 2013
  • 2012
  • 2011
  • 2010
  • 2009
  • 2008
  • 2007
  • 2006
  • 2005
  • 2004
  • 2003
  • 2002
  • 2001
  • 2000
  • 1999
  • 1998
  • 1997
  • 1996
  • 1995
  • 1994
  • 1993
  • 1992
  • 1991
  • 1990
  • 1989
  • 1988
  • 1987
  • 1986
  • 1985
  • 1984
  • 1983
  • 1982
  • 1981
  • 1980
  • 1979
  • 1978
  • 1977
  • 1976
  • 1975
  • 1974
  • 1973
  • 1972
  • 1971
  • 1970
  • 1969
  • 1968
  • 1967
  • 1966
  • 1965
  • 1964
  • 1963
  • 1958
  • More
Subject
News
September 11, 2026
How to Assess Students Knowledge in the Age of AI
A researcher at HSE University has proposed a flowchart to help lecturers decide how to assess students who use artificial intelligence. It shows where the use of AI should be restricted and where it can be incorporated into the learning process. The article has been published in IT Professional.
September 9, 2026
‘Balkan Hospitality Opens Doors: Studying Dialects on the Verge of Extinction
You cannot study spoken dialects from books. Instead, you need to go to a village, seek out its elders, and earn the trust of local residents before you can record hours of spontaneous stories. This is how Natalia Muravleva, Associate Professor at the Faculty of Humanities, conducts her research. Her internship in Serbia continued her long-standing study of dialects spoken by Macedonian settlers. In this interview, she discusses how diaspora cultural centres help researchers reach informants, why native speakers need to be interviewed only in their own language (otherwise, as she puts it, they may 'break'), and how a single field season helped her finalise her monograph. She also shares warm memories of autumn in Belgrade and of colleagues with whom grammar can be discussed in three languages at once.
September 9, 2026
Scientists Train Neural Network to Generate Process Plans from 3D Models
Researchers at the HSE FCS AI and Digital Science Institute have developed CAD2TechSpec, a framework that converts 3D models of mechanical parts into machining process plans—step-by-step instructions for machine tools. The solution aims to reduce the time required for the design and preparation of technical process documentation in mechanical engineering, aircraft manufacturing, and other high-tech industries. The study findings have been published in PeerJ Computer Science.

 

Have you spotted a typo?
Highlight it, click Ctrl+Enter and send us a message. Thank you for your help!

Publications
  • Books
  • Articles
  • Chapters of books
  • Working papers
  • Report a publication
  • Research at HSE

?

The New Promising Network-on-Chip Topologies Development Using Hierarchical Method

P. 819–824.
Rzaev E., Ryzhov A., Romanov A.

This work is a logical continuation of previous
works related to the study of promising topologies for
networks-on-chip based on the direct and root product of
circulant graphs. In this article, we describe and compare the
static characteristics of the hierarchical method of constructing
more complex structures compared to the root and direct
products of graphs. Also in this paper, the result of the analysis
of the integration of atomic structures (the smallest structural
units of scalable topologies) into various levels of hierarchical
structure is presented. A comparison of the obtained structures
with the previously studied structures, which are the results of
the application of the root product of Paley graphs, is presented.

Language: English
Full text
DOI
Text on another site
Keywords: SoCPaley graphsNoCaccreditation associationshierarchical method

In book

2022 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM)
Sochi: IEEE, 2022.
Similar publications
Digital Filtering Algorithms for Signal Processing in NoCs
M. Y. Romashikhin, , in: 2025 International Russian Automation Conference (RusAutoCon).: IEEE, 2025. P. 225–230.
This paper discusses the application of networks-on-chip (NoCs) for solving DSP problems. NoC is a promising architecture for organizing multicore DSP systems due to scalability and parallel data transfer between IP-cores. Filtering was chosen as a task for signal processing in this work. A technique for partitioning the filtering task into multiple network nodes. An ...
Added: October 2, 2025
Parallel Calculation of π in NoCs Using a Remote Testbed
M. Y. Romashikhin, I. I. Romanova, , in: 2024 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM), 20-24 May 2024.: IEEE, 2024. P. 996–1000.
The paper provides an overview of the current state of research in the field of combinational circuits reliability and parameters. Architecture of OpenLane flow, its components and main stages of work are described. Based on this flow, the main parameters are provided that will be used for augmentation and expansion of combinational circuits dataset and ...
Added: October 12, 2024
Hardware-Software Complex for Prototyping NoCs Using a Few FPGA Chips
Mikhail Romashikhin, Romanov A., , in: 2023 International Russian Automation Conference (RusAutoCon) 10-16 Sept. 2023.: Sochi: IEEE, 2023. P. 330–334.
This article describes a hardware and software complex for prototyping networks on a chip (NoCs) using multiple FPGAs. The rationale for using FPGAs to verify the RTL model of NoCs is given. The necessary software has been developed to automate the generation of configuration files (bitstream) for FPGA. The software divides the description of the ...
Added: June 13, 2024
Usage of Clustering of Paley Graphs in Polar Coordinates for the Development of New Network on Chip Topologies
Alijon F. Fatullaev, Edward R. Rzaev, Aleksandr Yu. Romanov, , in: 2022 International Russian Automation Conference (RusAutoCon).: IEEE, 2022. P. 419–423.
The article presents a study of clustering of Paley graphs with the arrangement of prime numbers in polar coordinates and a comparison of the resulting groups in terms of their static parameters; the application of fault-tolerant self-organizing routing method for new topologies is also considered. This article is a continuation of a series of articles ...
Added: October 2, 2022
Automation of NoC throughput search in high-level modeling
A.A. Amerikanov, A.S. Ponomarev, T.V. Tarzhanov, , in: Proceedings of 2022 IEEE Moscow Workshop on Electronic and Networking Technologies (MWENT).: M.: IEEE, 2022. P. 1–5.
This work is devoted to the development of a single environment for high-level Network-on-Chip (NoC) modeling. The developed environment includes several highlevel models and optimization methods. This concept allows for more accurate modeling and reduces simulation time. The concept of the software environment is proposed, and the requirements for added models are described. Methods for ...
Added: September 1, 2022
Состояние бизнес-образования в России: реалии и перспективы
Юргелас А. Л., Бизнес. Общество. Власть 2022 № 43 С. 181–207
In this article, the author attempts to describe a current system of business education in Russia. The author follows the historical development of business-learning in the country. Then, the ways of teaching business subjects are observed. They can be performed by various social institutions, working within Higher and vocational education systems, business-run corporate universities and ...
Added: April 11, 2022
Свободная от дедлоков маршрутизация в сетях на кристалле с циркулянтными топологиями
Мячин Н. М., Romanov A., Монахова Э. А., В кн.: Проблемы разработки перспективных микро- и наноэлектронных систем – 2021 (МЭС-2021)Вып. 3.: ИППМ РАН, 2021. С. 99–105.
Added: November 12, 2021
Paley graphs and Cartesian product for designing promising topologies for networks-on-chip
Rzaev E., Romanov A., , in: International Conference «Marchuk Scientific Readings 2021».: [б.и.], 2021. P. 155–155.
The main goal of this work is to study promising network-on-chip topologies. Classical network-on-chip topologies, for example, mesh, ring torus, are well studied, but their configuration parameters are not the best among all existing ones. In this study, we study circulant topologies and their modifications, as well as evaluate their parameters in the context of ...
Added: October 19, 2021
Universal On-Chip Network Simulator for Networks-on-Chip Development
Amerikanov A., Ponomarev A., , in: 2021 International Russian Automation Conference (RusAutoCon).: IEEE, 2021. P. 677–682.
Added: October 6, 2021
Development of Automation System for HDL Modeling of the Communication Subsystem for Networks-on-Chip
Lezhnev E., , in: 2021 International Russian Automation Conference (RusAutoCon).: IEEE, 2021. P. 780–784.
Added: October 6, 2021
The New Promising Network-on-Chip Topologies Development Using Product Operation
Rzaev E., Romanov A., , in: 2021 International Russian Automation Conference (RusAutoCon).: IEEE, 2021. P. 421–425.
Added: September 25, 2021
Исследование перспективных топологий сетей на кристалле: применение корневого и прямого произведений графов Пэли
Rzaev E., Romanov A., В кн.: Проблемы разработки перспективных микро- и наноэлектронных систем – 2021 (МЭС-2021)Вып. 1.: ИППМ РАН, 2021. С. 9–16.
This paper provides an overview of existing network-on-a-chip (NoC) topologies. The study of Paley graphs as a topological graph basis for the design of NoC is carried out. Various modifications of circulant graphsare considered.The main focus of the research is directed to the study of the direct and root products of Paley graphs,the substantiation of ...
Added: August 26, 2021
Development and Implementation of Synchronous Control of Stepper Motors with Acceleration
Zunin V., Romanova I., , in: 2021 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).: IEEE, 2021. P. 509–514.
In this paper, a data processing algorithm is proposed for controlling a system of stepper motors with the ability to move with acceleration in computer numerical control (CNC) machines. Based on the analysis of various approaches to accelerating the stepper motors movement, an algorithm was developed. The algorithm allows synchronized control of the stepper motor ...
Added: June 20, 2021
  • About
  • About
  • Key Figures & Facts
  • Sustainability at HSE University
  • Faculties & Departments
  • International Partnerships
  • Faculty & Staff
  • HSE Buildings
  • HSE University for Persons with Disabilities
  • Public Enquiries
  • Studies
  • Admissions
  • Programme Catalogue
  • Undergraduate
  • Graduate
  • Exchange Programmes
  • Summer University
  • Summer Schools
  • Semester in Moscow
  • Business Internship
  • Research
  • International Laboratories
  • Research Centres
  • Research Projects
  • Monitoring Studies
  • Conferences & Seminars
  • Academic Jobs
  • Yasin (April) International Academic Conference on Economic and Social Development
  • Media & Resources
  • Publications by staff
  • HSE Journals
  • Publishing House
  • iq.hse.ru: commentary by HSE experts
  • Library
  • Economic & Social Data Archive
  • Video
  • HSE Repository of Socio-Economic Information
  • HSE1993–2026
  • Contacts
  • Copyright
  • Privacy Policy
  • Site Map
Edit