Компьютерное моделирование воздействия электростатических разрядов на мощные МОП транзисторы с учетом влияния емкости печатной платы

Системный администратор. 2018. № 9. С. 84–89.

Konstantinov Y., Горланов Е. С., Pozhidaev E., Tumkovskiy S.

Computer simulation for the impact of electrostatic discharges (ESD) on the power IRF series MOS transistors have been carried out. The influence of the printed circuit board (PCB) capacitance values on the transistor gate-source voltage is investigated. This influence is significant for transistors with low gate – source capacitance was found.

The relation between the ESD voltage and capacitance, from which occurs breakdown of the gate oxide is found. It is shown that the power MOS transistors with the gate – source low capacitance should be ESD protected using a TVS diodes.

Keywords: computer simulation, компьютерное моделирование, мощные МОП транзисторы, печатная плата, Printed Circuit Board, Electrostatic discharges, электростатические разряды, power MOS transistors

Publication based on the results of: Investigation of the mechanisms of radiation and post-radiation electrical conductivity of aromatic polyimides and molecularly doped polymers (2018)