2013 16th Euromicro Conference on Digital System Design

DSD 2013

Table of Contents

Message from the General Chair xviii
Message from the Program Chairs xix
Organizing Committee xx
Program Committee xxi
Program Subcommittee xxii
Additional Reviewers xxvi

DSD-1: Interconnect Design

Transient Fault Tolerant QDI Interconnects Using Redundant Check Code 3
Guangda Zhang, Wei Song, Jim D. Garside, Javier Navaridas, and Zhiying Wang

Global Interconnect and Control Synthesis in System Level Architectural Synthesis Framework 11
Shuo Li and Ahmed Hemani

DSD-2: SoC & NoC 1

Analysis and Evaluation of Circuit Switched NoC and Packet Switched NoC 21
Shaoteng Liu, Axel Jantsch, and Zhonghai Lu

Parallel Deadlock Detection and Recovery for Networks-on-Chip Dedicated to Diffused Computations 29
Pierre Bomel and Marc Sevaux

MSDA 1: Multicore Systems: Design and Applications

Run-Time Slack Distribution for Real-Time Data-Flow Applications on Embedded MPSoC 39
Pavel G. Zaykov, Georgi Kuzmanov, Anca M. Molnos, and Kees Goossens

Interaction of NoC Design and Coherence Protocol in 3D-Stacked CMPs 48
Pablo Abad, Pablo Prieto, Lucia G. Menezo, Adrian Colaso, Valentin Puente, and Jose Angel Gregorio

Poster Session 1

Olympic: A Hierarchical All-Optical Photonic Network for Low-Power Chip Multiprocessors 56
Sandro Bartolini, Luca Lusnig, and Enrico Martinelli

Non-intrusive NoC DFS for Soft Real-Time Multimedia Applications 60
Miltos D. Grammatikakis, Antonis Papagrigoriou, Polydoros Petrakis, and George Kornaros

Early Performance Evaluation of Multi-OS Embedded Platforms Using Native Simulation 64
Rodrigo Fernández, Hector Posadas, and Eugenio Villar

Impact of 3D IC on NoC Topologies: A Wire Delay Consideration 68
Mohamad Hairol Jabbar, Dominique Houzet, and Omar Hammami

High Performance Bitwise or Based Submesh Allocation for 2D Mesh-Connected CMPs 73
Luka Daoud and Victor Goulart

A General Framework for Average-Case Performance Analysis of Shared Resources 78
Sahar Foroutan, Benny Akesson, Kees Goossens, and Frederic Petrot

DSD-3: Modelling and Verification

A Static Analysis Approach for Verification of Synchronization Correctness of SystemC Designs 89
Mikhail Glukhikh, Mikhail Moiseev, and Sergey Salishev

Calibration Error Bound Estimation in Performance Modeling 97
Vidya V. Parappurath, Jeroen P.M. Voeten, and Kees C. Kotterink

pCache: An Observable L1 Data Cache Model for FPGA Prototyping of Embedded Systems 103
Parthasarathy Ravishankar and Samar Abdi

Generation of Structural VHDL Code with Library Components from Formal Event-B Models 111
Sergey Ostroumov, Leonidas Tsiopoulos, Kaisa Sere, and Juha Plosila

FTDSD 1: Fault Tolerance in Digital System Design

Digital Late-Transition Metastability Simulation Model 121
Thomas Polzer and Andreas Steininger

Concurrent Error Detection in Multipliers by Using Reduced Wordlength Multiplication and Logarithms 129
Alexander Uhl and Juergen Becker

Identifying NBTI-Critical Paths in Nanoscale Logic 136
Raimund Ubar, Fabian Vargas, Maksim Jenihhin, Jaan Raik, Sergei Kostin, and Letícia Bolzani Poehls

Efficient Construction of Global Time in SoCs Despite Arbitrary Faults 142
Christoph Lenzen, Matthias Függer, Markus Hofstätter, and Ulrich Schmid

FDR: Flexible Digital Radio

Stopping-Free Dynamic Configuration of a Multi-ASIP Turbo Decoder 155
Vianney Lapotre, Purushotham Murugappa, Guy Gogniat, Amer Baghdadi, Michael Hübner, and Jean-Philippe Diguet

A Flexible Radio Transmitter for TVWS Based on FBMC 163
Vincent Berg, Jean-Baptiste Doré, and Dominique Noguet

A Joint Communication and Application Simulator for NoC-Based Custom SoCs: LDPC and Turbo Codes Parallel Decoding Case Study 168
Carlo Condo, Amer Baghdadi, and Guido Masera

A Testbed for Evaluating LTE in High-Speed Trains 175
José Rodríguez-Piñeiro, José A. García-Naya, Ángel Carro-Lagoa, and Luis Castedo

DSD-4: Reconfigurable Computing 1

Efficient Implementations of Multi-pumped Multi-port Register Files in FPGAs 185
Hasan Erdem Yantir, Salih Bayar, and Arda Yurdakul

Dynamic Noise Estimation Approach for X-Ray Detectors on FPGAs 193
Florian Aschauer, Walter Stechele, and Johannes Treis

A Fast and Autonomous HLS Methodology for Hardware Accelerator Generation under Resource Constraints 201
Adrien Prost-Boucle, Olivier Muller, and Frédéric Rousseau

An Efficient Hardware Implementation of a SAT Problem Solver on FPGA 209
Teodor Ivan and El Mostapha Aboulhamid

FTDSD 2: Fault Tolerance in Digital System Design

Software Modification Aided Transient Error Tolerance for Embedded Systems 219
Rishad A. Shafik, Gerard Rauwerda, Jordy Potman, Kim Sunesen, Dhiraj K. Pradhan, Jimson Mathew, and Ioannis Sourdis

Methodology for Fault Tolerant System Design Based on FPGA into Limited Redundant Area 227
Lukas Miculka, Martin Straka, and Zdenek Kotasek

Virtual TMR Schemes Combining Fault Tolerance and Self Repair 235
T. Koal, M. Ulbricht, and H.T. Vierhaus

Data Flow Analysis of Software Executed by Unreliable Hardware 243
Peter Raab, Stanislav Racek, Stefan Krämer, and Jürgen Mottok

EPDSD 1: European Projects in Digital System Design

SMAC: Smart Systems Co-design 253
N. Bombieri, D. Drogoudis, G. Gangemi, R. Gillon, E. Macii, M. Poncino, S. Rinaudo, F. Stefanni, D. Trachanis, and M. van Helvoort

MultiPARTES: Multicore Virtualization for Mixed-Criticality Systems 260
Salvador Trujillo, Alfons Crespo, and Alejandro Alonso

E2LP: A Unified Embedded Engineering Learning Platform 266
Miodrag Temerinac, Ivan Kastelan, Karolj Skala, Branka Medved Rogina, Leonhard Reindl, Florent Souvestre, Margarita Anastassova, Roman Szewczyk, Jan Piwinski, Jorge R. Lopez Benito, Enara Artetxe Gonzalez, Nikola Teslic, Vlado Sruk, and Moshe Barak

The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices 272
Marco Solinas, Rosa M. Badia, François Bodin, Albert Cohen, Paraskevas Evripidou, Paolo Faraboschi, Bernhard Fechner, Guang R. Gao, Arne Garbade, Sylvain Girbal, Daniel Goodman, Behran Khan, Souad Koliai, Feng Li, Mikel Luján, Laurent Morin, Avi Mendelson, Nacho Navarro, Antoniu Pop, Pedro Trancoso, Theo Ungerer, Mateo Valero, Sebastian Weis, Ian Watson, Stéphane Zuckermann, and Roberto Giorgi

Poster Session 2

Novel Dynamic Gate Topology for Superpipelines in DSM Technologies 280
J. Núñez, M.J. Avedillo, and J.M. Quintana

Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver 284
Jirí Bucek, Pavel Kubalík, Róbert Lórencz, and Tomáš Zahradnický

VLSI Architecture for Low-Complexity Motion Estimation in H.264 Multiview Video Coding 288
Ashfaq Ahmed, M. Usman Shahid, Maurizio Martina, Enrico Magli, and Guido Masera

A Flexible and Compact Regular Expression Matching Engine Using Partial Reconfiguration for FPGA 293
Yoichi Wakaba, Shinobu Nagayama, Shin'ichi Wakabayashi, and Masato Inagi

An Efficient Router Architecture and Its FPGA Prototyping to Support Junction Based Routing in NoC Platforms 297
Muhammad Awais Aslam, Shashi Kumar, and Rickard Holsmark

An Efficient FPGA-Based Architecture of Skein for Simple Hashing and MAC Function 301
Filippos Pirpilidis, Paris Kitsos, and Nicolas Sklavos

Implementing Modular FFTs in FPGAs—A Basic Block for Lattice-Based Cryptography 305
Tamás Györfi, Octavian Cret, and Zalán Borsos

DSD-5: NoC Routing

An Effective Routing Algorithm to Avoid Unnecessary Link Abandon in 2D Mesh NoCs 311
Changlin Chen and Sorin D. Cotofana

Router Designs for an Asynchronous Time-Division-Multiplexed Network-on-Chip 319
Evangelia Kasapaki, Jens Sparsø, Rasmus Bo Sørensen, and Kees Goossens

Power and Variability Improvement of an Asynchronous Router Using Stacking and Dual-Vth Approaches 327
Mohammad Mirzaei, Mahdi Mosaffa, Siamak Mohammadi, and Jelena Trajkovic

AHSA 1: Architectures and Hardware for Security Applications

Emulation-Based Fault Effect Analysis for Resource Constrained, Secure, and Dependable Systems 337
Norbert Druml, Manuel Menghin, Daniel Kroisleitner, Christian Steger, Reinhold Weiss, Armin Krieg, Holger Bock, and Josef Haid

Electromagnetic Analysis on RSA Algorithm Based on RNS 345
Guilherme Perin, Laurent Imbert, Lionel Torres, and Philippe Maurine

Double-Edge Transformation for Optimized Power Analysis Suppression Countermeasures 353
Shohreh Sharif Mansouri and Elena Dubrova

EPDSD 2: European Projects in Digital System Design

parMERASA—Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability 363
T. Ungerer, C. Bradatsch, M. Gerdes, F. Kluge, R. Jahr, J. Mische, J. Fernandes, P.G. Zaykov, Z. Petrov, B. Böddeker, S. Kehr, H. Regler, A. Hugl, C. Rochange, H. Ozaktas, H. Cassé, A. Bonenfant, P. Sainrat, I. Broster, N. Lay, D. George, E. Quiñones, M. Panic, J. Abella, F. Cazorla, S. Uhrig, M. Rohde, and A. Pyka

EU FP7-288307 Pharaon Project: Parallel and Heterogeneous Architecture for Real-Time Applications 371
Hector Posadas, Eugenio Villar, Florian Broekaert, Michel Bourdelles, Albert Cohen, Antoniu Pop, Nhat Minh Lê, Adrien Guatto, Mihai T. Lazarescu, Luciano Lavagno, Andrei Terechko, Miguel Glassee, Daniel Calvo, and Edouardo de las Heras

Coarse-Grain Optimization and Code Generation for Embedded Multicore Systems 379
George Goulas, Christos Valouxis, Panayiotis Alefragis, Nikolaos S. Voros, Christos Gogos, Oliver Oey, Timo Stripf, Thomas Bruckschloegl, Juergen Becker, Ali El Moussawi, Maxime Naullet, and Tomofumi Yuki

DSD-6: Optimization and Performance

Distributed Runtime Computation of Constraints for Multiple Inner Loops 389
Nasim Farahini, Ahmed Hemani, and Kolin Paul

A Formal Model for Optimal Autonomous Task Hibernation in Constrained Embedded Systems 396
C. Brandolese, W. Fornaciari, and L. Rucco

Multiobjective Optimization of Cost, Performance and Thermal Reliability in 3DICs 404
Fatemeh Kashfi and Jeff Draper

DSD-7: Video

Scalable Video Coding Deblocking Filter FPGA and ASIC Implementation Using High-Level Synthesis Methodology 415
Pedro P. Carballo, Omar Espino, Romén Neris, Pedro Hernández-Fernández, Tomasz M. Szydzik, and Antonio Núñez

Architecture Design and Efficiency Evaluation for the High-Throughput Interpolation in the HEVC Encoder 423
G. Pastuszak and M. Trochimiuk

A Novel Intra Prediction Architecture for the Hardware HEVC Encoder 429
Andrzej Abramowski and Grzegorz Pastuszak

DTDS 1: Dependability and Testing of Digital Systems

Minimal Stimuli Generation in Simulation-Based Verification 439
Shuo Yang, Robert Wille, Daniel Große, and Rolf Drechsler

Simulation and SAT Based ATPG for Compressed Test Generation 445
J. Balcárek, P. Fišer, and J. Schmidt

Industrial Application of IEEE P1687 for an Automotive Product 453
Martin Keim, Tom Waayers, Richard Morren, Friedrich Hapke, and René Krenz-Baath

Poster Session 3

Execution Time and Code Size Optimization Using Multidimensional Retiming and Loop Striping 462
Yaroub Elloumi, Mohamed Akil, and Mohamed Hedi Bedoui

UML/MARTE Methodology for Automatic SystemC Code Generation of Openmax Multimedia Applications 467
Pablo Peñil, Pablo Sánchez, David de la Fuente, Jesús Barba, and Juan Carlos López

An Efficient Method for Energy Estimation of Application Specific Instruction-Set Processors 471
Roel Jordans, Rosilde Corvino, Lech Józwiak, and Henk Corporaal

Delay Fault Coverage Increasing in Digital Circuits 475
Miroslav Siebert and Elena Gramatová

Account for Radiation Effects in Signal Integrity Analysis of PCB Digital Systems 479
K.O. Petrosyants and I.A. Kharitonov

Voltage Spikes on the Substrate to Obtain Timing Faults 483
K. Tobich, P. Maurine, P.-Y. Liardet, M. Lisart, and T. Ordas

DSD-8: SoC & NoC 2

An Energy-Efficient Reconfigurable NoC Architecture with RF-Interconnects 489
Majed ValadBeigi, Farshad Safaei, and Bahareh Pourshirazi

Monitoring-Aware Virtual Platform Prototype of Heterogeneous NoC-Based Multicore SoCs 497
Miltos D. Grammatikakis, Antonis Papagrigoriou, Polydoros Petrakis, and George Kornaros

An Adaptive Output Selection Function Based on a Fuzzy Rule Base System for Network on Chip 505
Giuseppe Ascia, Maurizio Palesi, and Vincenzo Catania

Incorporating Energy and Throughput Awareness in Design Space Exploration and Run-Time Mapping for Heterogeneous MPSoCs 513
Pham Nam Khanh, Amit Kumar Singh, Akash Kumar, and Khin Mi Mi Aung

DSD-9: Reconfigurable Computing 2

Energy-Aware Fault-Tolerant CGRAs Addressing Application with Different Reliability Needs 525
Syed M.A.H. Jafri, Stanislaw J. Piestrak, Kolin Paul, Ahmed Hemani, Juha Plosila, and Hannu Tenhunen

FPGA Based Real-Time Data Processing DAQ System for the Mercury Imaging X-Ray Spectrometer 535
Florian Aschauer, Walter Stechele, and Johannes Treis

Component-Level Datapath Merging in System-Level Design of Wireless Sensor Node Controllers for FPGA-Based Implementations 543
Muhammad Adeel Pasha, Steven Derrien, and Olivier Sentieys

Automatic Hard Block Inference on FPGAs 551
Adrian Willenbücher and Klaus Schneider

DTDS 2: Dependability and Testing of Digital Systems

Predictive Analysis of Mission Critical Systems Dependability 561
Martin Danhel, Hana Kubátová, and Radek Dobiáš

A Distributed BIST Scheme for NoC-Based Memory Cores 567
Bibhas Ghoshal and Indranil Sengupta

The Essence of Reliability Estimation during Operational Life for Achieving High System Dependability 575
Muhammad Aamir Khan and Hans G. Kerkhoff

Cone of Influence Analysis at the Electronic System Level Using Machine Learning 582
Jannis Stoppe, Robert Wille, and Rolf Drechsler

MSDA 1: Multicore Systems: Design and Applications

A Multithreaded Parallel Global Routing Method with Overlapped Routing Regions 591
Yasuhiro Shintani, Masato Inagi, Shinobu Nagayama, and Shin'ichi Wakabayashi

Advanced Switching Mechanisms for Forthcoming On-Chip Networks 598
Emilio Castillo, Cristobal Camarero, Esteban Stafford, Fernando Vallejo, Jose Luis Bosque, and Ramon Beivide

AHSA 2: Architectures and Hardware for Security Applications

Laser-Induced Fault Simulation 609
Feng Lu, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre

FPGA Design of an Open-Loop True Random Number Generator 615
Florent Lozach, Molka Ben-Romdhane, Tarik Graba, and Jean-Luc Danger

MRES 1: Management and Reconfiguration of Embedded Systems

An Ambient Temperature Variation Tolerance Scheme for an Ultra Low Power Shared-L1 Processor Cluster 625
Daniele Bortolotti, Andrea Bartolini, and Luca Benini

A Resource Manager for Dynamically Reconfigurable FPGA-Based Embedded Systems 633
T. Cervero, J. Dondo, A. Gómez, X. Peña, S. Lopez, F. Rincon, R. Sarmiento, and J.C. Lopez

Poster Session 4

Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic 641
Partha De, Kunal Banerjee, Chittaranjan Mandal, and Debdeep Mukhopadhyay

Differential Power Analysis under Constrained Budget: Low Cost Education of Hackers 645
Filip Štepánek, Jirí Bucek, and Martin Novotný

Compact FPGA-Based Hardware Architectures for GF(2^m) Multipliers 649
Miguel Morales-Sandoval and Arturo Díaz-Pérez

MISRs for Fast Authentication of Long Messages 653
Rajendra S. Katti and Rucha Sule

A Novel Authenticated Encryption Algorithm for RFID Systems 658
Zahra Jeddi, Esmaeil Amini, and Magdy Bayoumi

Hardware Trojan Protection for Third Party IPs 662
Amr Al-Anwar, Yousra Alkabani, M. Watheq El-Kharashi, and Hassan Bedour

Development Flow for FPGA-Based Scalable Reconfigurable Systems 666
Julian Caba, Julio D. Dondo, Fernando Rincon, Jesus Barba, and Juan C. Lopez

DSD-10: Applications

Wireless Multi-channel Quasi-digital Tactile Sensing Glove-Based System 673
Paolo Motto Ros, Marco Crepaldi, Alberto Bonanno, and Danilo Demarchi

Low Complexity Background Subtraction for Wireless Vision Sensor Node 681
Muhammad Imran, Naeem Ahmad, Khursheed Khursheed, Mattias O'Nils, and Najeem Lawal

A Low Power 15-Bit Decimator in 0.18um CMOS for Biomedical Applications 689
Kristin Scholfield and Tom Chen

AHSA 3: Architectures and Hardware for Security Applications

FPGA PUF Based on Programmable LUT Delays 697
Bilal Habib, Kris Gaj, and Jens-Peter Kaps

A Security-Enhanced UHF RFID Tag Chip 705
Johann Ertl, Thomas Plos, Martin Feldhofer, Norbert Felber, and Luca Henzen

A Faster Shift Register Alternative to Filter Generators 713
Ming Liu, Shohreh Sharif Mansouri, and Elena Dubrova

MRES 2: Management and Reconfiguration of Embedded Systems

A Scalable Hardware Implementation of a Best-Effort Scheduler for Multicore Processors 721
Daniel Gregorek, Christof Osewold, and Alberto Garcia-Ortiz

A Low-Area Reference-Free Power Supply Sensor 728
Carlos Benito, Pablo Ituero, and Marisa López-Vallejo

Scenario Patterns and Trace-Based Temporal Verification of Reactive Embedded Systems 734
Alice M. Tokarnia and Emerson P. Cruz

DSD-11: Adaptive Communication Techniques

Adaptive Equalizer Training for High-Speed Low-Power Communication Systems 745
Yuan Fang, Ling Chen, Ashok Jaiswal, Klaus Hofmann, and Peter Gregorius

Adaptive Low-Power Synchronization Technique for Multiple Source-Synchronous Clocks in High-Speed Communication Systems 752
Ashok Jaiswal, Yuan Fang, Peter Gregorius, and Klaus Hofmann

DSD-12: SoC & NoC 3

AUTO-GS: Self-Optimization of NoC Traffic through Hardware Managed Virtual Connections 761
Aurang Zaib, Jan Heißwolf, Andreas Weichslgartner, Thomas Wild, Jürgen Teich, Jürgen Becker, and Andreas Herkersdorf

Design Tradeoffs of Long Links in Hierarchical Tiled Networks-on-Chip 769
Ran Manevich, Leon Polishuk, Israel Cidon, and Avinoam Kolodny

DCPS 1: Design of Cyber-physical Systems

Morphone.OS: Context-Awareness in Everyday Life 779
A.A. Nacci, M. Mazzucchelli, M. Maggio, A. Bonetto, D. Sciuto, and M.D. Santambrogio

UML-Based Modeling and Simulation of Environmental Effects in Networked Embedded Systems 787
E. Ebeid, F. Fummi, and D. Quaglia

Poster Session 5

Memristor-Based (ReRAM) Data Memory Architecture in ASIP Design 795
Matthias Hartmann, Praveen Raghavan, Liesbet Van Der Perre, Prashant Agrawal, and Wim Dehaene

Architecture and Implementation of a Data Compression System at Switch-Level in ATA-over-Ethernet Storage Networks 799
Ángela Souto Vieites and Roberto R. Osorio

Capacitive Sensors Matrix for Interface Pressure Measurement in Clinical, Ergonomic and Automotive Environments 803
Elisa Marenzi, Gian Mario Bertolotti, Francesco Leporati, and Giovanni Danese

Lab on Chip: Portable Optical Device for On-site Multi-parametric Analysis 807
S. Rampazzi, G. Danese, L. Fornasari, F. Leporati, F. Marabelli, N. Nazzicari, and A. Valsesia

Dataflow-Based Multi-ASIP Platform Approach for Digital Control Applications 811
R.M.W. Frijns, A.L.J. Kamp, S. Stuijk, J.P.M. Voeten, M. Bontekoe, K.J.A. Gemei, and H. Corporaal

pyHybrid Analysis: A Package for Semantics Analysis of Hybrid Systems 815
Alberto Casagrande and Tommaso Dreossi

DSD-13: System Hardware and Embedded Software

Instruction Selection and Scheduling for DSP Kernels on Custom Architectures 821
Mehmet Ali Arslan and Krzysztof Kuchcinski

Register Transfer Level Workflow for Application and Evaluation of Soft Error Mitigation Techniques 829
Filipe Sousa, Francis Anghinolfi, and João Canas Ferreira

RAPIDITAS: RAPId Design-Space-Exploration Incorporating Trace-Based Analysis and Simulation 836
Amit Kumar Singh, Anup Das, and Akash Kumar

Automatic Controller Detection for Large Scale RTL Designs 844
Wei Song and Jim Garside

FTDSD 3: Fault Tolerance in Digital System Design

Error Correction of Transient Errors in a Sum-Bit Duplicated Adder by Error Detection 855
Stefan Weidling, Egor S. Sogomonyan, and Michael Goessel

Self-Checking Carry Select Adder with Fault Localization 863
Muhammad Ali Akbar and Jeong-A Lee

Area-Time Efficient Self-Checking ALU Based on Scalable Error Detection Coding 870
Zahid Ali Siddiqui, Park Hui-Jong, and Jeong-A Lee

EEES: Energy-Efficient Embedded Systems

Effective Online Power Management with Adaptive Interplay of DVS and DPM for Embedded Real-Time System 881
Gang Chen, Kai Huang, Jia Huang, Christian Buckl, and Alois Knoll

Energy Consumption Modeling of H.264/AVC Video Decoding for GPP and DSP 890
Yahia Benmoussa, Jalil Boukhobza, Eric Senn, and Djamel Benazzouz

Power and Thermal Fault Effect Exploration Framework for Reader/Smart Card Designs 898
Norbert Druml, Manuel Menghin, Tobias Rauter, Christian Steger, Reinhold Weiss, Christian Bachmann, Holger Bock, and Josef Haid

PtNBridge—A Power-Aware and Trustworthy Near Field Communication Bridge to Embedded Systems 907
Manuel Menghin, Norbert Druml, Manuel Trebo Fioriello, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid

DSD-14: Digital System Design

Master-Slave Control Structure for Massively Parallel System on Chip 917
Hana Krichene, Mouna Baklouti, Mohamed Abid, Philippe Marque, and Jean-Luc Dekeyser

Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias 925
Mostafa Said, Farhad Mehdipour, and Mohamed El-Sayed

LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries 933
Matheus Trevisan Moreira, Carlos Henrique Menezes Oliveira, Ney Laert Vilar Calazans, and Luciano Copello Ost

Runtime Online Links Voltage Scaling for Low Energy Networks on Chip 941
Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, and Vincenzo Catania

AHSA 4: Architectures and Hardware for Security Applications

Glitch Detection in Hardware Implementations on FPGAs Using Delay Based Sampling Techniques 947
Rajesh Velegalati, Kinjal Shah, and Jens-Peter Kaps

Evaluating the Hardware Performance of a Million-Bit Multiplier 955
Yarkin Doröz, Erdinç Öztürk, and Berk Sunar

PERMS: A Bit Permutation Instruction for Accelerating Software Cryptography 963
Souvik Kolay, Sagar Khurana, Anupam Sadhukhan, Chester Rebeiro, and Debdeep Mukhopadhyay

A Scalable Multiplier for Arbitrary Large Numbers Supporting Homomorphic Encryption 969
Ghada Abozaid, Ahmed El-Mahdy, and Yasutaka Wada

DCPS 2: Design of Cyber-physical Systems

Fast Multiprocessor Scheduling with Fixed Task Binding of Large Scale Industrial Cyber Physical Systems 979
Shreya Adyanthaya, Marc Geilen, Twan Basten, Ramon Schiffelers, Bart Theelen, and Jeroen Voeten

Towards a Modelling and Design Framework for Mixed-Criticality SoCs and Systems-of-Systems 989
Fernando Herrera, Seyed Hosein Attarzadeh Niaki, and Ingo Sander

Passivity-Based Control over Differentiated-Services Packet Networks 997
Giovanni Lorenzi, Davide Quaglia, Riccardo Muradore, and Paolo Fiorini

A Physical-Aware Abstraction Flow for Efficient Design-Space Exploration of
a Wireless Body Area Network Application 1005
M. Crepaldi, P. Motto Ros, D. Demarchi, J. Buckley, B. O'Flynn, and D. Quaglia

Author Index 1013